### 36-CHANNEL LED DRIVER



### May 2019

### **GENERAL DESCRIPTION**

The IS31FL3237 is an LED driver with 36 constant current channels. Each channel can be pulse width modulated (PWM) by 16 bits for smooth LED brightness control. In addition, each channel has an 8-bit output current control register which allows fine tuning the current for rich RGB color mixing, e.g., a pure white color LED application. The maximum output current of each channel is 38mA, which can be adjusted by one 8-bit global control register.

Proprietary programmable technology is used to minimize audible noise caused by MLCC decoupling capacitors. All registers can be programmed via a high speed I2C (1MHz).

The IS31FL3237 can be shut down with minimum current consumption by either pulling the SDB pin low or by using the software shutdown feature.

The IS31FL3237 is available in QFN-44 (5mm×5mm) package. It operates from 2.7V to 5.5V over the temperature range of -40°C to +125°C.

### FEATURES


- 2.7V to 5.5V VCC supply
- Pin to pin with IS31FL3236/IS31FL3236A (QFN-44, 5mm×5mm)
- 1MHz I2C interface, automatic address increment function with readout function
- Four selectable I2C addresses
- Accurate Color Rendition
- Selectable 16-bit PWM 256/1024/4096/65536
  - 8-bit Dot correction
- 8-bit Global current adjust
- Open/short detect function
- Temperature detect function
- EMI Reduction Technology
   Spread spectrum
  - Selectable 6 phase delay
- -40°C to +125°C temperature range
- QFN-44 (5mm×5mm) package

### **APPLICATIONS**

- Al-speakers and smart home devices
- LED in home appliances
- LED display for hand-held devices



### TYPICAL APPLICATION CIRCUIT



**Figure 1** Typical Application Circuit (V<sub>CC</sub>=5V)

Note 1:  $V_{\text{LED}^+}$  should be same as VCC voltage.

**Note 2:**  $V_{IH}$  is the high level voltage for IS31FL3237, which is usually same as VCC of Micro Controller, e.g. if VCC of Micro Controller is 3.3V,  $V_{IH}$ = 3.3V. If  $V_{CC}$ = 5V and  $V_{IH}$  is lower than 2.8V, recommend to add a level shift circuit.

Note 3: These resistors are optional to help reduce the power of IS31FL3237 only (values are for V<sub>LED+</sub>= 5V).

Note 4: The maximum global output current is set up to 23mA when  $R_{ISET}$ = 3.3k $\Omega$ . The maximum global output current can be set by external resistor,  $R_{ISET}$ . Please refer to the detail application information in  $R_{ISET}$  section.

Note 5: The IC should be placed far away from the antenna in order to prevent the EMI.



### **PIN CONFIGURATION**

Package	Pin Configuration (Top View)
QFN-44	0UT3       1       0UT3       1 </th

### **PIN DESCRIPTION**

No.	Pin	Description
1~16	OUT3 ~ OUT18	Output channel 3~18 for LEDs.
17, 39	GND	Ground.
18~35	OUT19 ~ OUT36	Output channel 19~36 for LEDs.
36	SDB	Shutdown the chip when pulled low.
37	AD	I2C address setting.
38	VCC	Power supply.
40	ISET	Input terminal used to connect an external resistor. This regulates the global output current. When $R_{ISET}$ =3.3k $\Omega$ , $I_{OUT}$ =23mA.
41	SDA	I2C serial data.
42	SCL	I2C serial clock.
43,44	OUT1, OUT2	Output channel 1, 2 for LEDs.
	Thermal Pad	Need to connect to GND.



#### ORDERING INFORMATION Industrial Range: -40°C to +125°C

Order Part No.	Package	QTY/Reel	
IS31FL3237-QFLS4-TR	QFN-44, Lead-free	2500	

Copyright © 2019 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products. Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the

product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that: a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and

b.) the user assume all such risks; and

c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances



### **ABSOLUTE MAXIMUM RATINGS**

Supply voltage, V <sub>CC</sub>	-0.3V ~ +6.0V
Voltage at SCL, SDA, SDB, OUT1 to OUT36	-0.3V ~ V <sub>CC</sub> +0.3V
Maximum junction temperature, T <sub>JMAX</sub>	+150°C
Storage temperature range, T <sub>STG</sub>	-65°C ~ +150°C
Operating temperature range, $T_A=T_J$	-40°C ~ +125°C
Package thermal resistance, junction to ambient (4 layer standard test PCB based on JESD 51-2A), $\theta_{JA}$	32.6°C/W
ESD (HBM)	±8kV
ESD (CDM)	±1kV

**Note 6:** Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

Typical values are  $T_A = 25^{\circ}C$ ,  $V_{CC} = 3.6V$ .

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
$V_{CC}$	Supply voltage		2.7		5.5	V
I <sub>MAX</sub>	Maximum output current	$V_{CC}$ = 4.2V, $V_{OUT}$ = 0.8V, $R_{ISET}$ = 2k $\Omega$ , GCC= 0xFF, Scaling= 0xFF (Note 7)		38		mA
I <sub>OUT</sub>	Output current	$V_{CC}$ = 4.2V, $V_{OUT}$ = 0.6V, $R_{ISET}$ = 3.3k $\Omega$ , GCC= 0xFF, Scaling= 0xFF	21.39	23	24.61	mA
$\Delta I_{MAT}$	Channel mismatch	R <sub>ISET</sub> = 3.3kΩ, GCC= 0xFF, Scaling= 0xFF, I <sub>OUT</sub> = 23mA	-7		7	%
$V_{\text{HR}}$	Headroom voltage	R <sub>ISET</sub> = 3.3kΩ, GCC= 0xFF, Scaling= 0xFF, I <sub>OUT</sub> = 23mA		0.3	0.5	V
	I <sub>CC</sub> Quiescent power supply current	$R_{ISET}$ = 3.3k $\Omega$ , GCC= 0xFF, Scaling= 0xFF, I <sub>OUT</sub> = 23mA,PWM= 0x00, V <sub>CC</sub> =3.6V		4.7	7	mA
ICC		$R_{ISET}$ = 3.3k $\Omega$ , GCC= 0xFF, Scaling= 0xFF, I <sub>OUT</sub> = 23mA,PWM= 0x00, V <sub>CC</sub> =5V		5.7	8	mA
		$R_{ISET}$ = 3.3k $\Omega$ , $V_{SDB}$ = 0V or software shutdown, $V_{CC}$ = 3.6V		0.8	1.6	μA
I <sub>SD</sub>	Shutdown current	$R_{ISET}$ = 3.3k $\Omega$ , $V_{SDB}$ = 0V or software shutdown, $V_{CC}$ = 5V		1.8	3	μA
f <sub>OUT</sub>	PWM frequency of output	OSC= 8MHz, PWM Resolution= 8bit		31.5		kHz
$T_{SD}$	Thermal shutdown			165		°C
$T_{SD_{HY}}$	Thermal shutdown hysteresis			20		°C
Logic Ele	ctrical Characteristics (SDA, S	CL, SDB, AD)				
V <sub>IL</sub>	Logic "0" input voltage	V <sub>CC</sub> = 2.7V~5.5V			0.4	V
V <sub>IH</sub>	Logic "1" input voltage	V <sub>CC</sub> = 2.7V~5.5V	1.4			V
IIL	Logic "0" input current	V <sub>INPUT</sub> = 0V (Note 8)		5		nA
I <sub>IH</sub>	Logic "1" input current	V <sub>INPUT</sub> = V <sub>CC</sub> (Note 8)		5		nA



### DIGITAL INPUT SWITCHING CHARACTERISTICS (NOTE 8)


O week of	Beromotor		Fast Mode			Fast Mode Plus		
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
f <sub>SCL</sub>	Serial-clock frequency	-		400	-		1000	kHz
t <sub>BUF</sub>	Bus free time between a STOP and a START condition	1.3		-	0.5		-	μs
t <sub>HD, STA</sub>	Hold time (repeated) START condition	0.6		-	0.26		-	μs
t <sub>su, sta</sub>	Repeated START condition setup time	0.6		-	0.26		-	μs
t <sub>SU, STO</sub>	STOP condition setup time	0.6		-	0.26		-	μs
t <sub>HD, DAT</sub>	Data hold time	-		-	-		-	μs
$t_{\text{SU, DAT}}$	Data setup time	100		-	50		-	ns
t <sub>LOW</sub>	SCL clock low period	1.3		-	0.5		-	μs
t <sub>HIGH</sub>	SCL clock high period	0.7		-	0.26		-	μs
t <sub>R</sub>	Rise time of both SDA and SCL signals, receiving	-		300	-		120	ns
t <sub>F</sub>	Fall time of both SDA and SCL signals, receiving	-		300	-		120	ns

**Note 7:** The recommended minimum value of  $R_{ISET}$  is  $2k\Omega$ .

Note 8: Guaranteed by design.



### FUNCTIONAL BLOCK DIAGRAM



### DETAILED DESCRIPTION

#### **I2C INTERFACE**

The IS31FL3237 uses a serial bus, which conforms to the I2C protocol, to control the chip's functions with two wires: SCL and SDA. The IS31FL3237 has a 7-bit slave address (A7:A1), followed by the R/W bit, A0. Set A0 to "0" for a write command and set A0 to "1" for a read command. The value of bits A1 and A2 are decided by the connection of the AD pin. The complete slave address is:

#### Table 1 Slave Address (Write only):

Bit	A7:A3	A2:A1	A0	
Value	01101	AD	0	
AD connected to GND, AD = 00;				

AD connected to VCC, AD = 11;

AD connected to SCL, AD = 01;

AD connected to SDA, AD = 10;

The SCL line is uni-directional. The SDA line is bi-directional (open-collector) with a pull-up resistor (typically  $2k\Omega$ ). The maximum clock frequency specified by the I2C standard is 1MHz. In this discussion, the master is the microcontroller and the slave is the IS31FL3237.

The timing diagram for the I2C is shown in Figure 2. The SDA is latched in on the stable high level of the SCL. When there is no interface activity, the SDA line should be held high.

The "START" signal is generated by lowering the SDA signal while the SCL signal is high. The start signal will alert all devices attached to the I2C bus to check the incoming address against their own chip address.

The 8-bit chip address is sent next, most significant bit first. Each address bit must be stable while the SCL level is high.

After the last bit of the chip address is sent, the master checks for the IS31FL3237's acknowledge. The master releases the SDA line high (through a pull-up resistor).



Then the master sends an SCL pulse. If the IS31FL3237 has received the address correctly, then it holds the SDA line low during the SCL pulse. If the SDA line is not low, then the master should send a "STOP" signal (discussed later) and abort the transfer.

Following acknowledge of IS31FL3237, the register address byte is sent, most significant bit first. IS31FL3237 must generate another acknowledge indicating that the register address has been received.

Then 8-bit of data byte are sent next, most significant bit first. Each data bit should be valid while the SCL level is stable high. After the data byte is sent, the IS31FL3237 must generate another acknowledge to indicate that the data was received.

The "STOP" signal ends the transfer. To signal "STOP", the SDA signal goes high while the SCL signal is high.

### ADDRESS AUTO INCREMENT

To write multiple bytes of data into IS31FL3237, load the address of the data register that the first data byte is intended for. During the IS31FL3237 acknowledge of receiving the data byte, the internal address pointer will increment by one. The next data byte sent to IS31FL3237 will be placed in the new address, and so on. The auto increment of the address will continue as long as data continues to be written to IS31FL3237 (Figure 5).

#### **READING OPERATION**

Most of the registers can be read.

To read the register, after I2C start condition, the bus master must send the IS31FL3237 device address

with the  $R/\overline{W}$  bit set to "0", followed by the register address which determines which register is accessed. Then restart I2C, the bus master should send the

IS31FL3237 device address with the R/W bit set to "1". Data from the register defined by the command byte is then sent from the IS31FL3237 to the master (Figure 6).




Figure 2 Interface Timing






Figure 5 Writing to IS31FL3237 (Automatic Address Increment)




Figure 6 Reading from IS31FL3237



#### **REGISTER DEFINITIONS** Table 2 Register Function

Address	Name	Function	R/W	Table	Default
00h	Control Register	Power control register	R/W	3	
01h~48h	PWM Register	Channel [36:1] PWM register byte	R/W	5	
49h	Update Register	Update the PWM and Scaling data	W	-	
4Ah~6Dh	LED Scaling Register	Control each channel's DC current	R/W	7	
6Eh	Global Current Control Register	Control Global DC current/SSD	R/W	8	
70h	Phase Delay and Clock Phase Register	Phase Delay and Clock Phase	R/W	9	0000 0000
71h	Open Short Detect Enable Register	Open short detect enable	R/W	10	
72h~76h	LED Open/Short Register	Open short information	R/W	11	
77h	Temperature Sensor Register	Temperature information	R/W	12	
78h	Spread Spectrum Register	Spread spectrum control register	R/W	13	
7Fh	Reset Register	Reset all registers	W	-	

### Table 3 00h Control Register

Bit	D7	D6:D4	D3	D2:D1	D0
Name	-	OSC[2:0]	-	PMS[1:0]	SSD
Default	0	000	0	00	0

The Control Register sets software shutdown mode, internal oscillator clock frequency and PWM resolution. The internal oscillator clock frequency and the PWM resolution will decide the output PWM frequency. Recommend selecting PWM frequency lower than 500Hz or higher than 20kHz to avoid MLCC audible noise as shown in Table 4.

SSD S	Software	Shutdown	Enable
-------	----------	----------	--------

- 0 Software shutdown mode
- 1 Normal operation

OSC	Oscillator Clock Frequency Selection
000	16MHz
001	8MHz
010	1MHz
011	500kHz
100	250kHz
101	125kHz

- 110 62kHz
- 111 31kHz

PMS	PWM Resolution
~~	01-14

- 00 8bit
- 01 10bit 10 12bit
- 11 16bit
- 11 100

### Table 4 PWM Frequency

			d d d					
PWM Resolution	16M	8M	1M	500k	250k	125k	62k	31k
8bit	62k	32k	4k	2k	1k	0.5k	244	122
10bit	16k	8k	1k	0.5k	244	122	NA	NA
12bit	4k	2k	244	122	NA	NA	NA	NA
16bit	244	122	NA	NA	NA	NA	NA	NA

### Table 5 01h~48h PWM Register

01h (03h, 05h)	02h (04h, 06h)	Reg
D7:D0	D7:D0	Bit
PWM_L	PWM_H	Name
0000 0000	0000 0000	Default
	0000 0000	

Each output has 2 bytes to modulate the PWM duty in 256/1024/4096/65536 steps. If using 8 bit PWM resolution, only PWM\_L bits need to be set.

The value of the SL (Scaling Register) decides the peak current of each LED noted  $I_{\mbox{\scriptsize OUT}}.$ 

 $I_{\text{OUT}}$  and the value of the PWM Registers decide the average current of each LED noted  $I_{\text{LED}}.$ 

 $I_{OUT}$  is computed by Formula (1):

$$I_{OUT} = I_{OUT (MAX)} \times \frac{GCC}{256} \times \frac{SL}{256}$$
(1)

 $I_{LED}$  computed by Formula (2):

$$I_{LED} = \frac{PWM}{N} \times I_{OUT}$$
(2)

$$PWM = \sum_{n=0}^{15} D[n] \cdot 2^n$$
 (3)

Where  $I_{OUT(MAX)}$  is the maximum output current decided by  $R_{ISET}$  (Check  $R_{ISET}$  section for more information), GCC is the global current setting (4Ah), and SL is the scaling of each output (4Bh~6Eh), N=256/1024/4096/65536(8/10/12/16 bit PWM resolution).

For example:  $R_{ISET}$ =3.3k $\Omega$ , GCC=0xFF, SL=0xFF, PMS= "11" (16-bit PWM resolution), PWM\_H=0xFF, PWM\_L=0xFF,

I<sub>OUT(MAX)</sub>= 23.18mA

$$I_{OUT} = I_{OUT (MAX)} \times \frac{255}{256} \times \frac{255}{256} = 23 \, mA \quad (1)$$

$$PWM = \sum_{n=0}^{15} D[n] \cdot 2^n = 65535$$
(3)

N= 65536

$$I_{LED} = \frac{65535}{65536} \times 23\,mA = 23\,mA \tag{2}$$

Where  $I_{OUT(MAX)}$  is the maximum output current decided by  $R_{ISET}$  (Check  $R_{ISET}$  section for more information) The  $I_{OUT}$  of each channel is setting by the SL bits of LED Scaling Register (26h~49h). Please refer to the detail information in Table 7.

If  $R_{ISET}$ =3.3k $\Omega$ , GCC=0xFF, SL=0xFF, PMS= "00" (8-bit PWM resolution, only use the PWM\_L, the PWM\_H will be ignored), PWM\_H=0x77, PWM\_L=0xAA, I<sub>OUT(MAX)</sub> = 23.18mA

$$I_{OUT} = I_{OUT (MAX)} \times \frac{255}{256} \times \frac{255}{256} = 23 \, mA \quad (1)$$
$$PWM = \sum_{n=0}^{8} D[n] \cdot 2^{n} = 170 \quad (3)$$

N= 256

$$I_{LED} = \frac{170}{256} \times 23 \, mA \tag{2}$$



Table 6	PWM and Scaling Reg	ister Map

	PV		
OUT	PWM_H	PWM_L	SL
1	02h	01h	4Ah
2	04h	03h	4Bh
3	06h	05h	4Ch
4	08h	07h	4Dh
5	0Ah	09h	4Eh
6	0Ch	0Bh	4Fh
7	0Eh	0Dh	50h
8	10h	0Fh	51h
9	12h	11h	52h
10	14h	13h	53h
11	16h	15h	54h
12	18h	17h	55h
13	1Ah	19h	56h
14	1Ch	1Bh	57h
15	1Eh	1Dh	58h
16	20h	1Fh	59h
17	22h	21h	5Ah
18	24h	23h	5Bh
19	26h	25h	5Ch
20	28h	27h	5Dh
21	2Ah	29h	5Eh
22	2Ch	2Bh	5Fh
23	2Eh	2Dh	60h
24	30h	2Fh	61h
25	32h	31h	62h
26	34h	33h	63h
27	36h	35h	64h
28	38h	37h	65h
29	3Ah	39h	66h
30	3Ch	3Bh	67h
31	3Eh	3Dh	68h
32	40h	3Fh	69h
33	42h	41h	6Ah
34	44h	43h	6Bh
35	46h	45h	6Ch
36	48h	47h	6Dh

#### 49h Update Register

Write of 00h to 0x49 to update PWM registers  $(0x01\sim0x48)$ .

### Table 7 4Ah~6Dh LED Scaling Register

Bit	D7:D0	
Name	SL[7:0]	
Default	0000 0000	

Each output has 8 bits to modulate DC current in 256 steps.

The value of the SL Registers decides the DC peak current of each LED noted  $I_{\text{OUT}}.$ 

 $I_{OUT}$  is computed by Formula (1):

$$I_{OUT} = I_{OUT (MAX)} \times \frac{GCC}{256} \times \frac{SL}{256}$$
(1)  
$$SL = \sum_{n=0}^{7} D[n] \cdot 2^{n}$$
(4)

Where  $I_{OUT(MAX)}$  is the maximum output current decided by  $R_{ISET}$ , GCC is the global current setting (4Ah) 4Ah~6Dh don't need to update by 0x49, each register will be updated immediately when it is written.

### Table 8 6Eh Global Current Control Register

Bit	D7:D0	
Name	GCC	
Default	0000 0000	

GCC and SL control the  $I_{OUT}$  as shown in Formula (1).

$$GCC = \sum_{n=0}^{7} D[n] \cdot 2^n$$

If GCC=0xFF, SL=255,  $I_{OUT}=I_{OUT(MAX)}$ If GCC=0x01, SL=255,

$$I_{OUT} = I_{OUT (MAX)} \times \frac{1}{256} \times \frac{255}{256}$$

(5)

Where  $I_{OUT(MAX)}$  is the maximum output current decided by  $R_{ISET}$  (Check  $R_{ISET}$  section for more information).

Table 970hPhase Delay and Clock PhaseRegister

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name	PDE	-	PS	PS	PS	PS	PS	PS
Default	0	0	0	0	0	0	0	0

IS31FL3237 features a 6 phase delay function, when this bit is set, the phase delay function is enabled.

<b>PDE</b>	Phase Delay Enable
0	Phase delay disable
1	Phase delay enable
<b>PS</b>	Phase Select
0	Phase delay 0 Degree

1 Phase delay 180 Degree



### Table 10 71h Open Short Detect Enable Register

Bit	D7:D2	D1:D0
Name	-	OSDE
Default	0000 00	00

OSDE enables the detection with the result stored in 72h~76h, notice either open or short information is saved not both

OSDE	Open Detect Enable
00	Detect disable
01	Detect disable
10	Short detect enable
11	Open detect enable

### Table 11-1 72h~75h LED Open/Short Register

72h	D7:D0	
Name	OP/ST[8:1]	
Default	0000 0000	

### Table 11-2 76h LED Open/Short Register

		<u> </u>
Bit	D7:D4	D3:D0
Name	-	OP/ST[36:33]
Default	0000	0000

Open or short status is stored in 72h to 76h.

<b>OP[36:1]</b>	Open Information of OUT36:OUT1
0	Open not detected
1	Open detected
<b>ST[36:1]</b>	Short Information of OUT36:OUT1
0	Short not detected
1	Short detected

### Table 12 77h Temperature Sensor Register

			0			
Bit	D7:D6	D5	D4	D3:D2	D1:D0	
Name	TROF	-	T_Flag	-	TS[1:0]	
Default	00	0	0	00	00	

TS[1:0] stores the temperature/thermal roll-off point. Read T\_Flag=1 indicates die temperature exceeds the setting point (TS[1:0]).

TROF	Thermal roll off percentage of output
	current

00	100%
01	75%
10	55%
11	30%



TS	Temperature Point, Thermal roll off start point
00	140°C
01	120°C
10	100°C
11	90°C
<b>T_Flag</b> 0 1	Temperature Flag Temperature point not exceeded Temperature point exceeded

Table 13	78h	Spread Spectrum Register
----------	-----	--------------------------

Bit	D7:D5	D4	D3:D2	D1:D0
Name	DCPWM	SSP	RNG	CLT
Default	000	0	00	00

When DCPWM is set to "0", the PWM outputs are decided by 01h~48h, and the PWM range is 0/256~255/256, still the 1/256 can't be turned on. When the DCPWM is set to "1", no matter what the values in 01h~48h register are, the output will be turned on 256/256, the output will open totally. Spread spectrum register configures the spread spectrum function, adjust the cycle time and range.

DCPWM	Setting the output to work in DC mode
xx0	Output 1~12 PWM data set by registers 01h~18h
xx1	Output 1~12 set to 256/256 turn on (PWM=256)
x0x	Output 13~24 PWM data set by registers 19h~30h
x1x	Output 13~24 set to 256/256 turn on (PWM=256)
0xx	Output 25~36 PWM data set by registers 31h~48h
1xx	Output 25~36 set to 256/256 turn on (PWM=256)

<b>SSP</b>	Spread Spectrum Enable
0	Disable
1	Enable
<b>CLT</b>	Spread Spectrum Cycle Time
00	1980µs
01	1200µs
10	820µs
11	660µs
<b>RNG</b>	Spread Spectrum Range
00	±5%
01	±15%
10	±24%
11	±34%

### 7Fh Reset Register

A Write of 00h to 0x7F will reset all registers to their default values.

### APPLICATION INFORMATION

### **R**ISET

The maximum output current  $I_{OUT(MAX)}$  of OUT1~OUT36 can be adjusted by the external resistor,  $R_{ISET}$ , as described in Formula (6).

$$I_{OUT (MAX)} = x \cdot \frac{V_{ISET}}{R_{ISET}}$$
(6)

x = 58.84, V<sub>ISET</sub> = 1.3V.

The recommended minimum value of  $R_{ISET}$  is  $2k\Omega$ .

When  $R_{ISET}$ =3.3k $\Omega$ ,  $I_{OUT(MAX)}$ =23.18mA

When  $R_{ISET}=2k\Omega$ ,  $I_{OUT(MAX)}=38.25mA$ 

### **CURRENT SETTING**

The maximum output current is set by the external register  $R_{ISET}$ . The current of each output can also be set independently by the SL 8 bits of LED Scaling Register (4Ah~6Dh).

Some applications may require the IOUT of each channel need to be adjusted independently. For example, if OUT1 drives 1 LED and OUT2 drives 2 parallel LEDs, and they should have the same average current like 18mA, we can set the  $I_{OUT(Max)}$  to 36mA, and GCC=0xff, 4Ah=0x80, 4B=0xFF, the OUT1 sinks about 18mA and OUT2 sinks 36mA which can have two LEDs in parallel.

Another example, OUT1, OUT2 and OUT3 drive an RGB LED, OUT1 is Red LED, OUT2 is Green LED and OUT 3 is Blue LED, with same  $R_{ISET}$ , GCC and same SL bits, when OUT1 OUT2 and OUT3 have the same PWM value, the LED may looks a litter pink, or not so white, in this case, the SL bits can be used to adjust the single IOUTx of some output and make it pure white color. We call this SL bits another name: white balance registers.

### **PWM CONTROL**

The PWM Registers (01h~48h) can modulate LED brightness of each 36 channels with 256/1024/4096/65536 steps. For example, if the data in PWM\_H Register is "0000 0000" and in PWM\_L Register is "0000 0100", then the PWM is the fourth step.

Writing new data continuously to the registers can modulate the brightness of the LEDs to achieve a breathing effect.

### PWM FREQUENCY SELECT

The IS31FL3237 output channels operate with a default 8 bit PWM resolution and the PWM frequency of 62kHz (the oscillator frequency is 16MHz). Because all the OUTx channels are synchronized, the DC power supply will experience large instantaneous current surges when the OUTx channels turn ON. These



current surges will generate an AC ripple on the power supply which cause stress to the decoupling capacitors. When the AC ripple is applied to a monolithic ceramic capacitor chip (MLCC) it will expand and contract causing the PCB to flex and generate audible hum in the range of between 300Hz to 18kHz, To avoid this hum, there are many countermeasures, such as selecting the capacitor type and value which will not cause the PCB to flex and contract.

An additional option for avoiding audible hum is to set the IS31FL3237's output PWM frequency above/below the audible range. The Output Frequency Setting Register 00h can be used to set the switching frequency to 122Hz~62kHz as shown in Table 4, some combine setting of the OSC and PMS bits will get different output PWM frequency, and higher than 20kHz or lower than 500Hz is out of the audible range.

### **OPEN/SHORT DETECT FUNCTION**

IS31FL3237 has open and short detect bit for each LED.

By setting the OSDE bit of Open Short Detect Enable Register (71h) from "00" to "10" (store short information) or "11" (store open information), the LED Open/Short Register will store the open/short information immediately the MCU can get the open/short information by reading the 72h~76h.

The Global Current Control Register (6Eh) needs to set to 0x01 in order to get the right open/short data.

### SPREAD SPECTRUM FUNCTION

PWM current switching of LED outputs can be particularly troublesome when the EMI is concerned. To optimize the EMI performance, the IS31FL3237 includes a spread spectrum function. By setting the RNG bit of Spread Spectrum Register (78h), Spread Spectrum range can be choose from  $\pm 5\%$  / $\pm 15\%$ / $\pm 24\%$  / $\pm 34\%$ . The spread spectrum can spread the total electromagnetic emitting energy into a wider range that significantly degrades the peak energy of EMI. With spread spectrum, the EMI test can be passed with smaller size and lower cost filter circuit.

### **OPERATING MODE**

IS31FL3237 can only operate in PWM Mode. The brightness of each LED can be modulated with 256/1024/4096/65536 steps by PWM registers. For example, if the data in PWM Register is "0000 0100", then the PWM is the fourth step.

Writing new data continuously to the registers can modulate the brightness of the LEDs to achieve a breathing effect.



### SHUTDOWN MODE

Shutdown mode can be used as a means of reducing power consumption. During shutdown mode all registers retain their data.

### Software Shutdown

By setting the SSD bit of the Control Register (00h) to "0", the IS31FL3237 will operate in software shutdown mode. When the IS31FL3237 is in software shutdown, all current sources are switched off, so the LEDs are OFF but all registers accessible. Typical current consume is  $0.8\mu A (V_{CC}=3.6V)$ .

### Hardware Shutdown

The chip enters hardware shutdown when the SDB pin is pulled low. All analog circuits are disabled during hardware shutdown, typical the current consumption is  $0.8\mu A (V_{CC}=3.6V)$ .

The chip releases hardware shutdown when the SDB pin is pulled high. The rising edge of SDB pin will reset the I2C module, but the register information retains. During hardware shutdown the registers are accessible.

If the VCC supply drops below 1.75V but remains above 0.1V during SDB pulled low, please re-initialize all Function Registers before SDB pulled high.

### LAYOUT

The IS31FL3237 consumes lots of power so good PCB layout will help improve the reliability of the chip. Please consider below factors when layout the PCB.

### Power Supply Lines

When designing the PCB layout pattern, the first step should consider about the supply line and GND connection, especially those traces with high current, also the digital and analog blocks' supply line and GND should be separated to avoid the noise from digital block affect the analog block.

At least one  $0.1\mu$ F capacitor, if possible with a  $1\mu$ F capacitor is recommended to connected to the ground at power supply pin of the chip, and it needs to close to the chip and the ground net of the capacitor should be well connected to the GND plane.

#### RISET

 $R_{\text{ISET}}$  should be close to the chip and the ground side should well connect to the GND plane.

#### **Thermal Consideration**

The over temperature of the chip may result in deterioration of the properties of the chip. The thermal pad of IS31FL3237 should connect to GND net and need to use 9 or 16 vias connect to GND copper area, the GND area should be as large area as possible to help radiate the heat from the IS31FL3237.

### **Current Rating Example**

For a  $R_{ISET}$ =3.3k $\Omega$  application, the current rating for each net is as follows:

• VCC pin maximum current is 8mA when  $V_{CC}$ =5V, but the VLED+ net is provide total current of all outputs, its current can as much as 23mA×36=828mA, recommend trace width for VCC pin: 0.20mm~0.3mm, recommend trace width for VLED+ net: 0.30mm~0.5mm,

• Output pins=23mA, recommend trace width is 0.2mm~0.254mm

• All other pins<3mA, recommend trace width is 0.15mm~0.254mm




Figure 7 Layout Example



### **CLASSIFICATION REFLOW PROFILES**

Profile Feature	Pb-Free Assembly
Preheat & Soak Temperature min (Tsmin) Temperature max (Tsmax) Time (Tsmin to Tsmax) (ts)	150°C 200°C 60-120 seconds
Average ramp-up rate (Tsmax to Tp)	3°C/second max.
Liquidous temperature (TL) Time at liquidous (tL)	217°C 60-150 seconds
Peak package body temperature (Tp)*	Max 260°C
Time (tp)** within 5°C of the specified classification temperature (Tc)	Max 30 seconds
Average ramp-down rate (Tp to Tsmax)	6°C/second max.
Time 25°C to peak temperature	8 minutes max.





Figure 8 Classification Profile



### PACKAGE INFORMATION


### QFN-44



# Analog Mixed Signal Division

### RECOMMENDED LAND PATTERN

### QFN-44



#### Note:

1. Land pattern complies to IPC-7351.

3. This document (including dimensions, notes & specs) is a recommendation based on typical circuit board manufacturing parameters. Since land pattern design depends on many factors unknown (eg. User's board manufacturing specs), user must determine suitability for use.

<sup>2.</sup> All dimensions in MM.

## Analog Mixed Signal Division

### IS31FL3237

### **REVISION HISTORY**

Revision	Detail Information	Date
0A	Initial release.	2017.12.27
0B	1. Update ELECTRICAL CHARACTERISTICS table     2. Add Table 6 PWM and Scaling Register Map	2018.05.10
A	<ol> <li>Update Figure 1</li> <li>Correct Table 4</li> <li>Update PCB LAYOUT section</li> <li>Update ELECTRICAL CHARACTERISTICS table.</li> <li>Update land pattern</li> </ol>	2018.10.10
В	Add R/W information for Table 2	2018.12.17
С	Correct OSC definition and Table 4	2019.04.26