

## Mask Set Errata for Mask 1N94W

This report applies to mask 1N94W for these products:

- Contact your NXP representative for orderable part number information.

**Table 1. Errata and Information Summary**

Erratum ID	Erratum Title
<a href="#">ERR050104</a>	Arm/A53: Cache coherency issue
<a href="#">ERR050171</a>	Arm/A53: Hot plug issue
<a href="#">ERR010909</a>	DB: Use of the Inline Encryption Engine (IEE) can cause a system lock-up under certain conditions
<a href="#">ERR050183</a>	DC: 4Kp60 performance limitations
<a href="#">ERR050060</a>	DC: PRG on the fly bypass switch issue
<a href="#">ERR050125</a>	DRAM: Controller automatic derating logic may not work as intended when the LPDDR4 memory temperature is above 85C at initialization
<a href="#">ERR010947</a>	DRAM: DQS/DQSN glitch suppression resistors must be enabled during read-levelling
<a href="#">ERR010944</a>	DRAM: In LPDDR4 mode, tMPCWR timing violation in incremental DQS2DQ Training
<a href="#">ERR010946</a>	DRAM: In LPDDR4 mode: REFRESH must be disabled during DQS2DQ training
<a href="#">ERR050341</a>	DRAM: LPDDR4 VREF training may result in a non-optimal value
<a href="#">ERR050102</a>	DRAM: Periodic hardware based DQS2DQ calibration is not supported
<a href="#">ERR010945</a>	DRAM: PUB does not program LPDDR4 DRAM MR22 prior to running DRAM ZQ calibration
<a href="#">ERR050340</a>	DRAM: The LPDDR4 DRAM initialization may experience large training time variations or stall when Read Data Bus Inversion (DBI) bit de-skew training is enabled
<a href="#">ERR010948</a>	DRAM: Timing Violation from Read/Write to MRW in LPDDR4 mode
<a href="#">ERR011543</a>	FlexCAN: Nominal Phase SJW incorrectly applied at CRC Delimiter
<a href="#">ERR010856</a>	FTM: Safe state is not removed from channel outputs after fault condition ends if SWOCTRL is being used to control the pin
<a href="#">ERR050057</a>	GPU: OpenCV and Vulkan conformance issue
<a href="#">ERR010916</a>	GPU: Texture border clamps to wrong maximum value
<a href="#">ERR050185</a>	HDMI-TX/RX: No CEC TX/RX status interrupt
<a href="#">ERR050067</a>	ISI: Adjacent processing pipelines within the ISI sub-system can experience loss of data
<a href="#">ERR050066</a>	ISI: Data overflows occur when input streams exceed AXI transaction frequency

*Table continues on the next page...*



**Table 1. Errata and Information Summary (continued)**

Erratum ID	Erratum Title
<a href="#">ERR050145</a>	ISI: Memory overwrite occurring outside of allocated buffer space corrupting system memory
<a href="#">ERR050135</a>	JPEG DECODER: multi-frame jpeg bitstream may not be correctly decoded when there is a small size frame inside
<a href="#">ERR010858</a>	LPCG: IP clock gating register synchronization logic is sensitive to root clock gating
<a href="#">ERR011439</a>	MIPI DSI: Checksum is incorrect for DCS command long packet writes with zero-length data payload
<a href="#">ERR010930</a>	PCIE: EOM single point sample error/valid result is not correct
<a href="#">ERR011193</a>	PCIE: EP, PM_PME: L1 Exit Does Not Occur when PME Service Timeout Mechanism Expires
<a href="#">ERR011194</a>	PCIE: Plesiochronous loopback is not functional in PCIe Gen3
<a href="#">ERR050053</a>	ROM: USB HID device cannot be re-enumerated successfully after an unplug/plug USB cable operation
<a href="#">ERR010846</a>	SATA: Incorrect sized PRD entry used as part of the command descriptor can under some circumstances result in the controller becoming deadlocked
<a href="#">ERR050368</a>	SNVS: HDCP key install fails
<a href="#">ERR050184</a>	SNVS: ON_OFF_BUTTON input limitations in low-power modes
<a href="#">ERR050141</a>	USB2: Endpoint conflict issue in device mode
<a href="#">ERR050147</a>	USB3: Multiple DMA write transfer complete interrupts are generated before final write access handshake to the AXI bus
<a href="#">ERR050115</a>	USB3: Port Configuration Response is not compliant with the USB compliance TD 7.17 test case
<a href="#">ERR050148</a>	USB3: Race condition possible during software update to TRB in the system memory and DMA reads of same TRB
<a href="#">ERR050149</a>	USB3: TRB OUT endpoints transfer blockage and performance delays

**Table 2. Revision History**

Revision	Changes
0	Initial revision

**ERR050104: Arm/A53: Cache coherency issue**

**Description:** Some maintenance operations exchanged between the A53 and A72 core clusters, involving some Translation Look-aside Buffer Invalidate (TLBI) and Instruction Cache (IC) instructions can be corrupted.

The upper bits, above bit-35, of ARADDR and ACADDR buses within in Arm A53 sub-system have been incorrectly connected. Therefore ARADDR and ACADDR address bits above bit-35 should not be used.

**Workaround:** The following software instructions are required to be downgraded to TLBI VMALLE1IS:

TLBI ASIDE1

TLBI ASIDE1IS

TLBI VAAE1

TLBI VAAE1IS

TLBI VAALE1

TLBI VAALE1IS

TLBI VAE1

TLBI VAE1IS

TLBI VALE1

TLBI VALE1IS

The following software instructions are required to be downgraded to TLBI VMALLS12E1IS:

TLBI IPAS2E1IS

TLBI IPAS2LE1IS

The following software instructions are required to be downgraded to TLBI ALLE2IS:

TLBI VAE2IS

TLBI VALE2IS

The following software instructions are required to be downgraded to TLBI ALLE3IS:

TLBI VAE3IS

TLBI VALE3IS

The following software instructions are required to be downgraded to TLBI VMALLE1IS when the Force Broadcast (FB) bit [9] of the Hypervisor Configuration Register (HCR\_EL2) is set:

TLBI ASIDE1

TLBI VAAE1

TLBI VAALE1

TLBI VAE1

TLBI VALE1

The following software instruction is required to be downgraded to IC IALLUIS:

IC IVAU, Xt

Specifically for the IC IVAU, Xt downgrade, setting SCTLR\_EL1.UCI to 0 will disable EL0 access to this instruction. Any attempt to execute from EL0 will generate an EL1 trap, where the downgrade to IC ALLUIS can be implemented.

## **ERR050171: Arm/A53: Hot plug issue**

**Description:** The A53 core cluster can hang during a power-down/up sequence of the L2 cache domain, as a result of an uninitialized FIFO.

**Workaround:** To prevent a potential hang of the A53 core cluster after every power cycle, including boot, the following code must be executed within the Arm Trusted Firmware (ATF) to initialize the problematic FIFO to a known state:

```
func bl31_entrypoint
```

```

#ifdef PLAT_imx8qm
ldr x1, stm
ldr w0, =0x80000000
str w0, [x1] /* 1 */
... a total of 32 single writes (str commands) are required
str w0, [x1] /* 32 */
#endif

.ltorg
stm:
.quad 0x5D1B0020

```

The code example shown is as it appears within the ATF whenever the A53 or A72 core comes out of reset. Where an operating system does not utilize ATF, the workaround needs to be implemented elsewhere.

### **ERR010909: DB: Use of the Inline Encryption Engine (IEE) can cause a system lock-up under certain conditions**

**Description:** A deadlock case can happen in the DRAM block (DB), when IEE\_DET is enabled and a transaction loop occurs. If subsystem “A” (e.g. GPU0, HSIO, or DBLOG) has back-to-back accesses to the LSIO space (e.g. OCRAM), and at the same time, another subsystem “B” (e.g. AP, CM4 cores etc) is performing back-to-back burst access to the SCU/CM4 cores TCM space with IEE\_DET enabled, then a deadlock can happen.

Two or more consecutive transactions (either read/write) going to any IO space outside DRAM, OCRAM or FlexSPI with IEE\_DET enabled can have a deadlock, if two consecutive transactions are targeting this space, these transactions never finish.

**Workaround:** IEE operation is limited to DRAM, OCRAM and FlexSPI memory space only. Do not mark any space outside DRAM, OCRAM and FlexSPI as encrypted.

### **ERR050183: DC: 4Kp60 performance limitations**

**Description:** When processing 4K (3840 × 2160) images the Display Controller (DC) can suffer from data underruns preventing the frame rate from reaching the desired 60 frames per second (fps). Typically the image displayed is as a result of a composition engine combining the VPU decoded output together with a GPU graphic layer / overlay.

To prevent underruns the Display Prefetch and Resolve (DPR) module must output bursts of 512 bytes, however it can only read VPU tile and GPU super-tile formats in bursts of 64 bytes, this prevents the DPR from reading both the VPU tile and GPU super-tile formats directly without underruns occurring when attempting to display 4K images at 60 fps.

**Workaround:** The Wayland display server protocol used in the Linux BSP package utilises the GPU 3D engine as the compositor by default resulting in underruns when processing 4K images at 60 fps.

The GPU 2D engine can be used to convert the VPU tile format into a linear ARGB tile enabling the DPR to output 512 byte bursts. However, the GPU 2D processing power is not sufficient to convert a VPU tile and blend a graphic layer in a single run, or blend two 4K planes in a single run at 60 fps.

As a result of this, the graphics layer (e.g. tool bar) must be limited to a quarter of the display size to support 4K images at 60 fps.

To use the GPU 2D engine, it must be enabled in the Weston configuration file:

```
/etc/xdg/weston/weston.ini
```

```
[core]
```

```
..
```

```
use-g2d=1
```

```
..
```

For the Android BSP, which does not use Wayland, a different approach is required. Here the hardware composition capabilities of the DC are utilised to combine the VPU decoded output with the graphics layer to enable the DPR to output bursts of 512 bytes. The graphics layer can be linear or GPU tile format, the VPU output must be linear. The GPU 2D engine is used to convert the VPU tile format to linear.

Refer to the Android BSP documentation (User Guide) on how to accelerate high resolution video playback through the DC.

## **ERR050060: DC: PRG on the fly bypass switch issue**

**Description:** When the display controller switches the DPR/PRG from bypass to non-bypass on the fly, it causes a sync error. A screen artifact (3-4 lines of the overlay) can be seen at the top of the overlay. The bypass to non-bypass on the fly switch can occur when the overlay pixel format changes from DPR/PRG unsupported to supported.

**Workaround:** Careful timing of the overlay change can hide this problem. Following the sequence “overlay OFF – 1 frame – overlay ON” can also hide the problem. Because this workaround requires a deterministic handling of interrupts, a non-realtime OS, such as Linux, cannot guarantee the timing of the overlay change.

## **ERR050125: DRAM: Controller automatic derating logic may not work as intended when the LPDDR4 memory temperature is above 85C at initialization**

**Description:** LPDDR4 memories require periodic refreshes to maintain memory contents. Per the JEDEC specification JESD209-4 the memory refresh rate needs to increase and timings de-rated as the memory operational temperature exceeds vendor defined temperature thresholds. The LPDDR4 Mode Register 4 (MR4) contains temperature/refresh rate information and a Temperature Update Flag (TUF).

An issue exists with the automatic derating logic of the DDR controller that only samples the LPDDR4 MR4 register when the Temperature Update Flag (TUF) field (MR4[7] ) is 1'b1. If the LPDDR4 memory is initialized and starts operation above 85C (MR4[2:0] > 3'b011) , the MR4 Temperature Update Flag (TUF) will not set. The DDR Controller will therefore not automatically adjust the memory refresh rate or de-rate memory timings based on the LPDDR4 memory temperature. This may result in the controller incorrectly setting the refresh period and de-rated memory timing parameters (tRCD, tRAS, tRP, tRRD), potentially causing the

LPDDR4 memory losing data contents and leading to possible data integrity issues above 85C. The actual case surface temperature on the center-top side of the LPDDR4 memory that is used to trigger the MR4 register may vary depending on memory vendors.

If the LPDDR4 memory temperature remains below 85C at initialization, then the derating logic works as intended, automatically adjusting the memory refresh period and memory timing during the entire system operation. This erratum does not impact other SoC supported DDR memory interfaces.

**Workaround:** The software workaround is to check the memory temperature at initialization, via the MR4 register and determine if it is above 85°C. If the temperature is below 85°C, then the automatic temperature derating logic should be left enabled (default setting), otherwise the derating logic should be disabled and software should manually adjust the memory refresh rate and memory timing parameters (tRCD, tRAS, tRP, tRRD). Once the memory temperature is below 85C (MR4[2:0] == 3'b011), software should re-adjust the memory refresh rate and memory timings to nominal settings and then reenables the automatic derating logic.

The software workaround will be integrated into the next BSP GA release (imx\_4.14.98\_2.0.0\_p1 (SCFW v1.2.1)).

#### **ERR010947: DRAM: DQS/DQSN glitch suppression resistors must be enabled during read-levelling**

**Description:** By default DQS/DQSN glitch suppression registers are disabled. When external DQS/DQSn are not driven to valid differential states, the DQS cell's core-side outputs become unknown. This causes errors in the read-levelling gate training.

**Workaround:** Enable the strongest 355 ohm pull resistors during gate training. Scripts provided by NXP's DRAM RPA (Register Programming Aid) implement the required workaround.

#### **ERR010944: DRAM: In LPDDR4 mode, tMPCWR timing violation in incremental DQS2DQ Training**

**Description:** In LPDDR4 mode with incremental DQS2DQ Training enabled and speed grade > 2133 Mbps, the algorithm performs Power Down (PD) Entry-Exit Cycle to reset the MPC WR-RD FIFO pointers in the DRAM. The PUB sends the MPC WRFIFO command after waiting for tXP from PD Exit. However, JEDEC specification requires waiting an additional tMPCWR after tXP timing. This extra tMPCWR timing is not handled by the PUB Training algorithm, resulting in a violation of tMPCWR JEDEC parameter.

**Workaround:** Do not run incremental DQS2DQ Training of the PHY in LPDDR4 mode.

#### **ERR010946: DRAM: In LPDDR4 mode: REFRESH must be disabled during DQS2DQ training**

**Description:** If REFRESH is enabled during DQS2DQ training, a JEDEC Specification violation may occur. REFRESH must be disabled during DQS2DQ training, which is performed during initial power-up (cold boot).

**Workaround:** For initial power-up (cold boot), disable REFRESH during DQS2DQ training. For self-refresh (warm boot), do not run DQS2DQ training. Restore the saved register values prior to self-refresh entry. Scripts provided by NXP's DRAM RPA (Register Programming Aid) implement the required workaround.

#### **ERR050341: DRAM: LPDDR4 VREF training may result in a non-optimal value**

**Description:** During LPDDR4 initialization, when performing LPDDR4 VREF training (through DDR\_PHY\_PIR.VREF), a discrepancy may be observed between the training-generated MR14 value and an actual signal-measured VREF\_DQ value such that the "trained" MR14 value may not result in the most optimal VREF\_DQ setting. However, the discrepancy is minimal such that no DRAM data failures have occurred due to this.

**Workaround:** The user should continue to use the hardware based VREF training as no DRAM failures occur due to the minimal discrepancy.

#### **ERR050102: DRAM: Periodic hardware based DQS2DQ calibration is not supported**

**Description:** If periodic hardware based DQS2DQ calibration is enabled, the resultant latency introduced can cause underrun conditions, or worst case a lock-up, in some of the key sub-systems, such as the display and imaging interfaces, impacting their performance capabilities.

**Workaround:** Currently DQS2DQ calibration only takes place on power up and when resuming from low power modes. To date no failures or stability issues have been observed across the full process, voltage and temperature ranges.

#### **ERR010945: DRAM: PUB does not program LPDDR4 DRAM MR22 prior to running DRAM ZQ calibration**

**Description:** When the PHY Utility Block (PUB) initializes the DRAM, the DRAM MR22 is programmed after ZQ Calibration. This may result in incorrect ZQ calibration results on the LPDDR4 DRAM side, because MR22[2:0] works as the controller On Die Termination (ODT) replica during the Pull-Up calibration. Therefore the expected controller ODT must be programmed into MR22 prior to the DRAM ZQ calibration.

**Workaround:** Run DRAM Initialization twice. Scripts provided by NXP's DRAM RPA (Register Programming Aid) implement the required workaround.

#### **ERR050340: DRAM: The LPDDR4 DRAM initialization may experience large training time variations or stall when Read Data Bus Inversion (DBI) bit de-skew training is enabled**

**Description:** Read DBI bit de-skew training is an extension of the Read bit de-skew training. When performing LPDDR4 Read bit de-skew training (through the DDR\_PHY\_PIR register), the following issues may be encountered:

- When Read DBI de-skew training is enabled (DDR\_PHY\_DTCCR0.DTRBDITR = 2'bX1), there is a possibility to observe large training time variations or even a stall

- When Read DBI de-skew training is disabled (DDR\_PHY\_DTCR0.DTRBDITR = 2'bX0), incorrect values are programmed in DDR\_PHY\_DXnBDLR5 (i.e. the DM Read BDL) after Read bit de-skew training is complete

**Workaround:** Please contact NXP representative for additional details

### **ERR010948: DRAM: Timing Violation from Read/Write to MRW in LPDDR4 mode**

**Description:** When software sends a MRW command in parallel with a Read/Write transaction, the Read/Write command can be followed by the MRW command, which can result in the following timing violations:

1. RD to MRW
2. RDA to MRW
3. WRA/MWRA to MRW

This can occur only in LPDDR4 mode. When the memory clock frequency is lower than 450 MHz, then one of above 3 violations may occur, when the memory clock frequency is NOT lower than 450 MHz, then above item 1 or item 2 violation may occur.

The above timing constraints were introduced in the LPDDR4 specification JESD209-4A.

**Workaround:** MRW commands sends in parallel with a Read/Write transaction must follow a specific sequence.

### **ERR011543: FlexCAN: Nominal Phase SJW incorrectly applied at CRC Delimiter**

**Description:** During the reception of a CAN-FD frame when the Bit Rate Switch (BRS) is enabled, the Synchronization Jump Width (SJW) for the CRC Delimiter bit is incorrectly defined by the Nominal Phase SJW. The CAN specification stipulates that the CRC Delimiter bit should have a SJW set by the Data Phase SJW.

When a resynchronization event is triggered for the CRC delimiter bit (recessive in correct operation), the sample point will be adjusted by an amount as defined by the Nominal Phase SJW rather than the specified Data Phase SJW. This may result in the incorrect detection of a dominant bit leading to a CAN error frame. However, as the CRC delimiter bit position will only apply the SJW upon the detection of an unexpected dominant bit on the CAN bus, an error frame is already likely. For the case the SJW is applied at the CRC delimiter and a recessive bit is not detected, the receiving node will issue an error frame.

The CAN protocol is designed to handle resynchronization errors and hence the CAN bus will recover from the insertion of the incorrect SJW at the CRC delimiter. Upon detecting the error frame the transmitting node will re-transmit the frame.

The following FlexCAN configurations are not affected:

- Classical CAN frames (CAN 2.0B)
- CAN FD frames with bit rate switch disabled (BRS = 0)
- CAN FD frames with Nominal Phase SJW equal to Data Phase SJW
- CAN FD transmissions

Configuration for the FlexCAN:



- Nominal Phase SJW is configured by the Resync Jump Width bit in the CAN Control Register 1 (CAN\_CTRL1[RJW]) or by the Extended Resync Jump Width bit in the CAN Bit Timing Register (CAN\_CBT[ERJW])
- Data Phase SJW is configured by the Fast Resync Jump Width bit in the CAN FD Bit Timing Register (CAN\_FDCBT[FRJW])

**Workaround:** The robustness of the CAN protocol ensures that the receiver automatically recovers from the application of the incorrect SJW. The CAN protocol is designed to recover from resynchronization errors and hence any frame that is not correctly received will be re-sent by the transmitting node.

## **ERR010856: FTM: Safe state is not removed from channel outputs after fault condition ends if SWOCTRL is being used to control the pin**

**Description:** If an FTM channel output is being controlled using the software output control register (FTM\_SWOCTRL) and fault detection is also enabled for the channel, then when a fault is detected the output is forced to its safe value. However, when the fault condition has been cleared, the channel output will stay in the safe state instead of reverting to the value programmed by the FTM\_SWOCTRL register.

**Workaround:** If fault control is enabled while the software output control register is also being used (FTM\_SWOCTRL), then the FTM should be configured as follows:

-- FTM\_MODE[FAULTM] configured for manual fault clearing (0b10)

-- For devices that include the FTM\_CONF[NUMTOF] field, it must be cleared to 0b00000 (TOF set for each counter overflow). For FTM versions that don't include the FTM\_CONF[NUMTOF] field this doesn't apply.

The procedure below must be used in the TOF interrupt handler when a fault is detected to ensure that the outputs return to the value configured by FTM\_SWOCTRL.

1. Check the value of FTM\_FMS[FAULTF].

-- If FTM\_FMS[FAULTF] = 1 (fault occurred or is occurring), then set a variable to indicate that a fault was detected and continue to step 2.

-- If FTM\_FMS[FAULTF] = 0 but the fault variable is set (fault is not active, but was previously detected), continue to step 6.

2. Write the FTM\_OUTMASK register to set the bit or bits corresponding to any channels that are controlled by FTM\_SWOCTRL to temporarily inactivate the channel output.

3. Clear fault conditions by reading the FTM\_FMS register and then writing FTM\_FMS with all zeroes.

4. Clear the FTM\_SC[TOF] bit by reading the FTM\_SC register, then writing a 0 to FTM\_SC[TOF].

5. Exit the interrupt handler to skip following steps (they will execute the next time the TOF handler is called).

6. Clear the FTM\_SWOCTRL by writing all zeroes to it.

7. Write FTM\_SWOCTRL with the desired value again.

8. Clear the FTM\_OUTMASK bits that were set in step 2.

9. Clear the fault variable that was set in step 1 when the fault condition was originally detected.

10. Clear the FTM\_SC[TOF] bit by reading the FTM\_SC register, then writing a 0 to FTM\_SC[TOF].

### **ERR050057: GPU: OpenCV and Vulkan conformance issue**

**Description:** GPU may hang when running OpenCV or Vulkan conformance tests under corner conditions.

**Workaround:** Software workaround has been integrated into L4.14 BSP release and later release. This workaround has a small performance impact <1% during OpenCV or Vulkan tests.

### **ERR010916: GPU: Texture border clamps to wrong maximum value**

**Description:** Out-of-bounds (OOB) data is discarded when accessed outside the texture map whenever the texture coordinates are greater than 1.0 (normalized value). The OOB data is discarded, however, the correct BorderColor value is returned. Therefore, the OOB access does not cause an immediate failure or data corruption.

There are two rare cases where an observable error may occur:

- If the MMU does not allow access, then an access violation may occur.
- If this OOB access lands in a different texture map with a different texel format, the polluted cache will return the wrong data for a subsequent access that hits the same location in the texture cache.

**Workaround:** For most popular 2D textures, software will append one line of superTile, each superTile 64\*64\*bpp, for most popular 32bpp formats such as RGBA8 texture one superTile is 16KB. Therefore, for a 1920 wide texture, software will add 16KB \* (1920/64) = 480KB.

### **ERR050185: HDMI-TX/RX: No CEC TX/RX status interrupt**

**Description:** The interrupt steering logic does not support the CEC status interrupts within in the HDMI-TX and HDMI-RX sub-systems.

**Workaround:** When CEC is in use, poll CEC RX and TX status registers every 20 msec for any status changes.

### **ERR050067: ISI: Adjacent processing pipelines within the ISI sub-system can experience loss of data**

**Description:** Using adjacent channels where one channel's line ends when the next channel's line begins (common in virtual channel functionality) can cause the second channel to skip a line every 8 or 16 lines.

Using adjacent channels can also effect the width and format of the line by creating a final write that does not fill a 128 byte buffer.

**Workaround:** For virtual channel applications the pipeline order can be adjusted to avoid adjacent channel assignments, for example, VC 0, 1, 2, and 3 assigned to pipelines 0, 2, 1, 3.

## **ERR050066: ISI: Data overflows occur when input streams exceed AXI transaction frequency**

**Description:** The Image Sensing Interface (ISI) has a short elasticity buffer relative to the length of a line. The buffer can be as few as 85 pixels or as many as 512 pixels depending on the output format. Most RGB formats have 128 pixels. Because of the short buffer, if there is any delay in latency, then an overflow can occur. The possibility of overflow increases when the number of active channels increases.

In addition, memory reads and the last line of a scaling process consume data as fast as possible (instead of at the rate of the incoming pixel stream), therefore, the output buffer fills faster and requires even lower latency to process the data.

**Workaround:** The design target was intended to support up to a single 8 Mpixel (4K) stream at 30 fps, or multiple streams up to the equivalent data rate. However, combinations of sensors which add up to less than 2Mpixel are supported with current design. That's to say, if 1 sensor is used, 2Mpixels stream can be supported; if 2 sensors are used, 1Mpixels of each stream can be supported; and so on.

In the case of scaling, the last line of each frame must be cropped and discarded.

To reduce overflow possibility, one possibly way is to lower ISI clock which help slow down the data to output buffer.

## **ERR050145: ISI: Memory overwrite occurring outside of allocated buffer space corrupting system memory**

**Description:** Under marginal timing conditions, when an incomplete frame is received, resulting in an early or late VSYNCH error, it is possible for the ISI to overwrite system memory outside its allocated buffer space, resulting in unpredictable behavior.

**Workaround:** To prevent this, the xRDC can be programmed to grant write access to the ISI only within its allocated frame buffer space. User applications must ensure the SCFW creates an ISI domain containing the ISI itself and its frame buffers, which will prevent overwrites into system memory. The ISI can generate an interrupt to indicate an exception has occurred, if required.

## **ERR050135: JPEG DECODER: multi-frame jpeg bitstream may not be correctly decoded when there is a small size frame inside**

**Description:** When the JPEG decoded frame with a resolution that is no larger than 64x 64 and it is followed by a next decoded frame with a larger resolution, then this next decoded frame may be corrupted.

**Workaround:** The decoded image resolution should be larger than 64x 64.

## **ERR010858: LPCG: IP clock gating register synchronization logic is sensitive to root clock gating**

**Description:** LPCG registers are accessed using a clock domain that is independent of the gated clock. LPCG registers require up to 4 cycles of the gated clock to ensure synchronization with the gating logic. Back-to-back writes to LPCG registers that occur within the 4-cycle window can be ignored by the LPCG logic and the LPCG register will not reflect the state of the gating logic.

**Workaround:** Software must ensure that at least 4 cycles of the gated clock elapse between writes to the LPCG registers. Writes to LPCG registers across the system interconnect will incur latency that avoids the LPCG synchronization window unless the gated clock is running at less than 24 MHz.

If software cannot ensure sufficient delay between LPCG writes to avoid the issue, LPCG must not be used for clock control. As an alternative, SCFW APIs can be used to gate clock root inputs to LPCG cells.

## **ERR011439: MIPI DSI: Checksum is incorrect for DCS command long packet writes with zero-length data payload**

**Description:** According to the MIPI DSI specification, long packets are comprised of a Packet Header and a payload of 0 to  $2^{16}-1$  bytes. For the special case of a zero-length payload, the specification requires the checksum must be set to 0xFFFF.

The MIPI DSI controller produces an incorrect checksum for DCS commands issued via long packets with zero-length payloads in DSI Low-Power mode (LP). There is no issue for similar commands issued in DSI High-Power mode (HP).

This issue should not affect normal application operation because packets with zero data length will normally be sent using the short packet format. However, because the MIPI DSI spec specifically states this behavior, MIPI DSI certification will fail with long packets of zero-length.

**Workaround:** Use short packet format to send DCS commands with zero length data payloads.

## **ERR010930: PCIE: EOM single point sample error/valid result is not correct**

**Description:** There is an eye monitor in the SerDes analysis which can monitor the following:

- a. Error and valid bits of a certain duration
- b. Eye width
- c. Eye height
- d. Eye area

However, there is a design issue with item (a) causing incorrect error/valid bit results.

**Workaround:** Customers must not use the error/valid count results to check the eye quality. Instead, use the eye width, eye height, or eye area.

## **ERR011193: PCIE: EP, PM\_PME: L1 Exit Does Not Occur when PME Service Timeout Mechanism Expires**

**Description:** Impacted Configuration(s): Upstream Port configurations:

CC\_DEVICE\_TYPE =DM and device\_type =4'b0000

Defect Summary:

When a function issues a PM\_PME Message, it sets the PME\_Status bit. If the Downstream port has not cleared the PME\_Status bit within 100ms, a PME Service timeout occurs. At this point, the Upstream port must resend the PM\_PME message.

In the current implementation of the controller, the PME Service timeout does not trigger an exit from L1 to resend the PM\_PME message.

System Usage Scenario:

Upstream ports using a wake-up mechanism followed by a power management event (PME) message.

Consequence(s):

The defect has the following effect:

The PME service routine cannot make forward progress until the PM\_PME message is resent.

**Workaround:** Poll the PME\_Status bit after sending the PME message to exit L1 state. If this bit remains 1 for 100ms or more, SW must re-toggle bit 10 "PCIE\_CTRL\_APPS\_PME" of register "SRC\_PCIEPHY\_RCR" .

## **ERR011194: PCIE: Plesiochronous loopback is not functional in PCIe Gen3**

**Description:** Customers should be using mesochronous loopback when sending arbitrary bit streams.

Plesiochronous loopback: Is loopback from Rx back to Tx after the PCIe elastic buffer function in the PCS.

The intent of this reverse loopback scheme is to send arbitrary bit-streams through the elastic FIFO on the Rx side of the PCS and back through the Tx side of the PCS into the PMA. However, this does not work at Gen3 speed. This mode is not practical because the entire PCS PCIe pipeline is designed for protocol-dependent data, and requires many bypass paths to enable arbitrary bit streams through it. Moreover, there is no way to support elasticity when the bit-stream is protocol-agnostic, rendering the elastic FIFO useless.

Mesochronous (meso) loopback: Is loopback from Rx back to Tx before any elastic buffer, hence requiring 0ppm frequency difference between TxClk and RxClk, and requires TxClk and RxClk to be phase-adjusted using an automatic CDR skip-bit routine (as described in the PUG). Meso loopback assumes that the intersection set of the setup+hold margin for all 20 bits in the Rx to Tx STA path has a large open window. The SDC constraints were originally intended to contain max\_delay and min\_delay constraints to ensure this, but customers may not have optimized the window. Historically, mesochronous mode rarely worked at the highest protocol speeds due to this dependency on customer's timing optimization.

**Workaround:** Customers must use meso loopback when sending arbitrary bit streams.

### **ERR050053: ROM: USB HID device cannot be re-enumerated successfully after an unplug/plug USB cable operation**

**Description:** The USB HID device enumerates successfully on the Host side when booting from serial download mode. However, after disconnecting the USB cable and re-connecting the cable again, the USB HID device will not re-enumerate on Host side because ROM incorrectly resets the USB.

**Workaround:** Reset the device, or power down and re-power on the device.

### **ERR010846: SATA: Incorrect sized PRD entry used as part of the command descriptor can under some circumstances result in the controller becoming deadlocked**

**Description:** If an incorrectly sized PRD entry is received as part of the command descriptor, then the controller can under some circumstances become dead locked. This arises due to a size error being decoded which states the controller has data outstanding, and results in a miscalculation of the number of outstanding data transfers and the controller waiting indefinitely for these transfers.

**Workaround:** The controller requires to be reset to recover from this condition. The impact here is low as the controller is already in an error state due to the size of data mismatch. The SATA controller has its own soft reset control.

### **ERR050368: SNVS: HDCP key install fails**

**Description:** In order to support High-bandwidth Digital Content Protection (HDCP), secret keys must be fused into the processor, which can not be read by the user. Currently the key installation process is not functioning as intended, resulting in non-functional HDCP operation. Without HDCP support, the supported HDMI-TX specification version is limited.

**Workaround:** Please contact NXP representative for additional details

### **ERR050184: SNVS: ON\_OFF\_BUTTON input limitations in low-power modes**

**Description:** The ON\_OFF\_BUTTON input cannot generate a wakeup event whilst in the KS1 low-power mode. A periodic wake-up can be used to monitor the ON\_OFF\_BUTTON input during KS1, however to ensure ON\_OFF\_BUTTON input event is recognized by this periodic check, the ON\_OFF\_BUTTON input must remain asserted longer than the length of the periodic wake-up timer.

**Workaround:** The SCU Firmware (SCFW) has implemented a periodic wakeup event using the SYSCTR timer that runs from the 32 KHz clock source. The wakeup interval is set based on the SCU WDOG timeout, configured to be one second in the SCFW startup code. This is not a configurable timeout period.

Shorter wakeups could be configured through the selected software BSP/SDK to reduce the fixed SCFW defined one second period, however, shortening the period will come at the expense of increased overall power consumption when using KS1.

## **ERR050141: USB2: Endpoint conflict issue in device mode**

**Description:** An endpoint conflict occurs when the USB is working in device mode and an isochronous IN endpoint exists.

When the endpointA IN direction is an isochronous IN endpoint, and the host sends an IN token to endpointA on another device, then the OUT transaction may be missed regardless the OUT endpoint number. Generally, this occurs when the device is connected to the host through a hub and other devices are connected to the same hub.

The affected OUT endpoint can be either control, bulk, isochronous, or an interrupt endpoint.

After the OUT endpoint is primed, if an IN token to the same endpoint number on another device is received, then the OUT endpoint may be unprimed (Cannot be detected by SW), which causes this endpoint to no longer respond to the host OUT token, and thus, no corresponding interrupt occurs.

**Workaround:** Do not connect to a hub in the case when ISO IN endpoint(s) is used. When the hub(s) must be connected in this scenario, the endpoint number(s) of the ISO IN endpoint(s) should be different from the endpoint number(s) of any type of IN endpoint(s) used in any other device(s) connected to the same host.

## **ERR050147: USB3: Multiple DMA write transfer complete interrupts are generated before final write access handshake to the AXI bus**

**Description:** In USB device mode and Multiple DMA transfers mode, the DMA write-transfer-complete-interrupt is generated multiple clock cycles after the final DMA write access on the AXI bus. The transfer does not wait for completion of the system memory write access handshake.

Delay between the last DMA write access and the DMA interrupt request is determined by an internal operation of the DMA and lasts longer than 50ns. The current DMA interrupt request delay is shorter after DMA write access. Within the interrupt handler, software checks the interrupt source to determine which source introduces the additional delay. During these checks, software has the opportunity to access the system memory data before the DMA write is complete.

This issue may be critical for AXI interconnects that use buffering for write accesses. For these systems, READ access to the system memory may be executed before the WRITE access is complete to the same location even if the WRITE access was requested much earlier than read access.

**Workaround:** Using Singular DMA transfer mode can avoid this issue, by setting DSING to 1 and set DMULT to 0 in register USB\_CONF.

## **ERR050115: USB3: Port Configuration Response is not compliant with the USB compliance TD 7.17 test case**

**Description:** USB 3.0 Compliance TD 7.17 test case is used to verify that a downstream PUT will go to SS.Inactive if tPortConfiguration expires, and an upstream PUT will go to SS.Disabled if tPortConfiguration expires. However, this test case fails because the port configuration response is not compliant with the TD 7.17 test case.

This requirement is not present in the USB 3.0 specification, however, the USB 3.0 compliance TD 7.17 test case requires it. This test does not affect user applications and it does not affect USB 3.0 function.

**Workaround:** To pass the USB compliance test waive the TD 7.17 tPortConfiguration test.

### **ERR050148: USB3: Race condition possible during software update to TRB in the system memory and DMA reads of same TRB**

**Description:** Transfer Ring Block (TRB) data structure is larger than 64-bit and therefore requires two separate read accesses on a 64-bit data bus. Because of race conditions between software updates to TRB and DMA reads of the TRB, it is possible that DMA read access may be interleaved with the software write access to the same TRB. The race condition might cause TRB content read by DMA to be inconsistent leading to data corruption during the USB transfer.

This situation can occur in USB device mode.

Critical race condition scenario:

Initial assumption: TRB ownership (cycle bit) is set to software and software is expected to update TRB sequence of events.

1. DMA reads first part of TRB that stores pointer to the USB data buffer.
2. Software writes first part of the TRB and sets new value of the pointer.
3. Software writes second part of the TRB that stores TRB ownership bit (cycle bit) and sets ownership to DMA.
4. DMA reads second part of the TRB and determines that ownership is set to DMA and begins processing data buffer using incorrect pointer that has been fetched during step 1.

**Workaround:** Recommend software driver workaround:

Software checks DMA enqueue and dequeue pointers to determine status of the DMA ring. If the DMA is near the end of the TRB ring the software postpones the update of the ownership bit in the system memory. Software waits until DMA stops and reports the end of the transfer ring by indicating a “descriptor missing” interrupt. The ownership (cycle) bit is updated by software when the DMA is stopped.

Limitations of the Software workaround:

There is a potential performance impact although none observed in real applications.

### **ERR050149: USB3: TRB OUT endpoints transfer blockage and performance delays**

**Description:** During USB device mode, the on-chip buffer for OUT endpoints is implemented as a FIFO queue for all USB OUT packets.

All configured and enabled Device OUT endpoints are ready to receive OUT data packets when the Device FIFO queue is available whether or not the TRB ring is prepared by software and whether the DMA is ready to read OUT packets.

When an OUT packet is received but the DMA is not prepared for transfer (TRB is missing) the DMA generates a “descriptor missing” interrupt to notify software that the transfer ring for DMA should be prepared.



---

Linux Class driver cannot guarantee creation of the TRB in response to “descriptor missing” interrupt.

**Workaround:** Recommend software driver workaround:

In response to the “descriptor missing” interrupt the software driver prepares the local buffer and enables DMA to receive data from the OUT FIFO to the local buffer in the system memory.

Limitations of the software workaround:

- The local buffer created by the software driver may overflow when a USB Class Application in Linux does not receive data for an extended time.
- The “Descriptor missing” interrupt service impacts application performance (particularly ISO transfers) especially when the “descriptor missing” interrupt is serviced with extended delays.

**How to Reach Us:****Home Page:**[nxp.com](http://nxp.com)**Web Support:**[nxp.com/support](http://nxp.com/support)

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: [nxp.com/SalesTermsandConditions](http://nxp.com/SalesTermsandConditions).

While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro,  $\mu$ Vision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2019 NXP B.V.

