

## Mask Set Errata for Mask 0N97Y

This report applies to mask 0N97Y for these products:

- MIMXRT1011DAE5A
- MIMXRT1011CAE4A

**Table 1. Errata and Information Summary**

Erratum ID	Erratum Title
ERR050143	CCM: SoC will enter low power mode before the ARM CPU executes WFI when improper low power sequence is used
ERR006223	Failure to resume from WAIT/STOP mode with power gating
ERR011377	FlexSPI: DLL lock status bit not accurate due to timing issue
ERR050130	PIT: Temporary incorrect value reported in LMTR64H register in lifetimer mode
ERR050327	SWRESET on flexspi keyblob fetching state machine will impact software driver

**Table 2. Revision History**

Revision	Changes
0	Initial revision

### **ERR050143: CCM: SoC will enter low power mode before the ARM CPU executes WFI when improper low power sequence is used**

**Description:** When software tries to enter the low power mode with the following sequence, SoC enters the low power mode before the ARM CPU executes the WFI instructions.

- Set CCM\_CLPCR[1:0] to 2'b00
- ARM CPU enters WFI



- ARM CPU wakes up from an interrupt event, which is masked by GPC or not visible to GPC, such as an interrupt from local timer.
- Set CCM\_CLPCR[1:0] to 2'b01 or 2'b10
- ARM CPU executes WFI

Before the last step, SoC enters the WAIT mode if CCM\_CLPCR[1:0] is set to 2'b01, or enters the STOP mode if CCM\_CLPCR[1:0] is set to 2'b10.

**Workaround:** Software workaround

- 1) Trigger IRQ #41 (IOMUX), which is always pending by setting IOMUX\_GPR1\_GINT bit
- 2) Unmask IRQ #41 in GPC before setting the CCM low power mode
- 3) Mask IRQ #41 right after the CCM low power mode is set (set bit0-1 of CCM\_CLPCR)

### **ERR006223: Failure to resume from WAIT/STOP mode with power gating**

**Description:** When entering WAIT/STOP mode with power gating of the core(s), if an interrupt arrives during the power down sequence, the system could enter an unexpected state and fail to resume.

**Workaround:** Use REG\_BYPASS\_COUNTER (RBC) to hold off interrupts when the PGC unit is in the middle of power down sequence. The counter needs to be set/cleared only when no interrupts pending. To use the work around effectively, the counter needs to be enabled as close to WFI as possible.

Following equation can be used to aid determination of RBC counter value.

$$\text{RBC\_COUNT} * (1 / 32\text{K RTC Frequency}) \geq (25 + \text{PDNSCR\_SW2ISO}) * (1 / \text{IPG\_CLK Frequency})$$

$\text{PDNSCR\_ISO2SW} = \text{PDNSCR\_ISO} = 1$  (counts in IPG\_CLK clock domain)

### **ERR011377: FlexSPI: DLL lock status bit not accurate due to timing issue**

**Description:** After configuring DLL and the lock status bit is set, still may get wrong data if immediately read/write from FLEXSPI based external flash due to timing issue

**Workaround:** Adding a delay time (100 NOP) after the DLL lock status is set.

### **ERR050130: PIT: Temporary incorrect value reported in LMTR64H register in lifetimer mode**

**Description:** When the Programmable interrupt timer (PIT) module is used in lifetimer mode, timer 0 and timer 1 are chained and the timer load start value (LDVAL0[TSV] and LDVAL1[TSV]) are set according to the application need for both timers. When timer 0 current time value (CVAL0[TVL]) reaches 0x0 and subsequently reloads to LDVAL0[TSV], then timer 1 CVAL1[TVL] should decrement by 0x1.

However this decrement does not occur until one cycle later, therefore a read of the PIT upper lifetime timer register (LTMR64H) is followed by a read of the PIT lower lifetime timer register (LTMR64L) at the instant when timer 0 has reloaded to LDVAL0[TSV] and timer 1 is yet to be decremented in next cycle then an incorrect timer value in LTMR64H[LTH] is expected.

---

**Workaround:** In lftimer mode if the read value of LTMR64L[LTL] is equal to LDVAL0[TSV] then read both LTMR64H and LTMR64L registers one additional time to obtain the correct lifetime value.

**ERR050327: SWRESET on flexspi keyblob fetching state machine will impact software driver**

**Description:** In this version, OTFAD keyblob done/error bit can be cleared by flexspi SWRESET.

When keyblob done/error status bit is 0, AHB bus access can be blocked since FlexSPI needs to wait OTFAD finishes its key blob processing.

But in some software drivers, SW reset is used after every flash erase/program. This makes FlexSPI lost its keyblob processing result and AHB bus error shows up in following AHB bus access.

**Workaround:** Using AHBCR[CLRAHBXBUF] instead of SW reset after page program or erase.



**How to Reach Us:**

**Home Page:**  
[nxp.com](http://nxp.com)

**Web Support:**  
[nxp.com/support](http://nxp.com/support)

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals" must be validated for each customer application by customer, customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: [nxp.com/SalesTermsandConditions](http://nxp.com/SalesTermsandConditions).

While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, UMEMS, EdgeScale, EdgeLock, eIQ, and Immersive3D are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamiQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro,  $\mu$ Vision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2019 NXP B.V.

Document Number: IMXRT1010CE

Rev. 0

09/2019

arm

